Abstract: This paper proposes a compact charge-domain excess loop delay compensation (ELDC) technique that reuses the capacitive digital-to-analog converter (CDAC) of a 4-bit asynchronous successive ...
Add a description, image, and links to the 4-bit-counter topic page so that developers can more easily learn about it.
set_clock_transition -rise 0.1 [get_clocks "clk"] set_clock_transition -fall 0.1 [get_clocks "clk"] set_clock_uncertainty 0.01 [get_ports "clk"] set_input_delay -max ...
The 74HC(T)4520 is a dual 4-bit synchronous binary counter featuring standard output capability and MSI ICC category. This device is suitable for applications such as multistage synchronous counting, ...
The 74LV393 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT393. The 74LV393 is a dual 4-bit binary ripple counter with separate clocks (1CP, 2CP) and master reset ...
Abstract: Asynchronous micropipeline is a popular design style of building asynchronous circuits. This paper presents the novel idea of implementation of Built in Self Test (BIST) asynchronous ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results